Tags

Logic synthesis; logic rewriting; majority-inverter graph; e-graph

3D Floorplanning

3D IC

don't cares

graph neural network

logic optimization

majority-inverter graph

Partitioning-free

Semi-definite Programming

crosstalk-induced delay