JPlace: A Clock-Aware Length-Matching Placement for Rapid Single-Flux-Quantum Circuits

Siyan Chen, Flynn, Junying Huang, Zhimin Zhang, Xiaochun Ye, Tsung-Yi Ho, Dongrui Fan
PDF DOI URL
Type
Conference paper
Publication
Proceedings of the 27th Design, Automation & Test in Europe Conference & Exhibition
Note
co-first author